Expensive wank with even more possibility that the electricity will arc and skip the transistor altogether.
I'd figure the transistor would be about as reliable as Biden. The smaller they are, the more quantum effects dominate.
The foundry that makes chips for Intel AMD etc is already manufacturing 3nm transistors. They're a few years away as they want to track with Moore's law.
You have to keep in mind that 3nm is just a marketing term. The numbers stopped representing the actual sizes a looong time ago.
I see. Apparently :
Well someone can explain this better but the names hardly refer to any feature size and hasn’t for awhile. They used to refer to the pitch or how I understand the space between two logic gates. Intels pitch was 70nm for 14nm and tsmc pitch was 80nm at 14nm.
Even then, they do face quantum tunneling and to fight that there’s more complex doping of the wafer to act as better barriers. I believe they have hit a pretty hard limit on actual gate width on FET designed transistor. Samsung had claimed at one point to be switching to a gate all around design to shrink further but not sure where that stands now.
And
7nm refers to the width of one fin, which is one part of a single transistor. Pitch is the distance between the source and drain in one transistor. This doesn’t hold true to any 5nm or 3nm specs afaik. Technically TSMC gate is 8nm iirc
Process density has been the general yard stick now which is more impactful for scaling as you just don’t see the drop in power that you used too by shrinks. Smaller features higher resistance and higher power density. More heat, more likely the atoms tunnel or move in the case of degradation.
(post is archived)